I. Introduction
Clock and data recovery (CDR) circuits are used extensively in high-speed interface systems, such as Ethernet receivers, disk drive, digital mobile receivers, and serial high-speed interfaces, to extract timing information from data. DisplayPort is a high-speed digital display interface standard set by the Video Electronics Standard Association (VESA) for highresolution display devices. The DisplayPort source transmits data in serial, and the sink device should recover clock from the input data [1] . On the receiver side, the most important building block is the CDR, and various design approaches of CDR design have been published [2] - [7] . The phase detector (PD) in the CDR, a linear type PD, is preferred to a bang-bang type PD since the linear PD has better jitter performance. Also, subrate PDs have been proposed to mitigate design effort and process restriction for high-speed operation circuit. However, the larger subrate linear PD (for example, 1/8 rate) increases a complexity compared to full-rate PD and has drawbacks such as larger area and layout mismatch [2] .
In this paper, we designed a CDR with an enhanced quarterrate PD working at dual data rates, 5.4 Gbps and 3.24 Gbps. A quarter-rate PD generating increased up/down pulse widths is proposed. Section II describes the CDR architecture and operating principle. Details of the building block are given in section III. The measurement results are presented in section IV. Section V presents the conclusion and the performance summary of the work.
II. CDR Architecture Figure 1 shows the block diagram of the proposed dual-rate CDR. A quarter-rate CDR architecture is adopted [3] . A quarter-rate PD generating enlarged up/down pulse widths and charge pump (CP) blocks are proposed. The dual-loop architecture consists of a frequencyacquisition loop and a phase-locked loop [2] , [3] , [6] , [8] . During the frequency locking process (Loop 1), the frequency detector (FD) compares the frequency difference between an external reference clock and recovered clock. When the rising edge of the REF_CLK stays within two adjacent phase clocks for a certain period, the frequency lock detector sends the lock signal to shift the operation from the frequency acquisition process to the phase locking process. During the phase locking (Loop 2), the clock is recovered and the data are retimed. Since the first draft version of DisplayPort v1.2 standard should support the dual data rates (3.24 Gbps and 5.4 Gbps), the dualrate voltage-controlled oscillator (VCO) is designed. The target clock frequency can be selected by the 'Mode' signal generated by the DisplayPort link layer detecting the input data rate. At 'Mode 0', the VCO operates at 810 MHz, which is a quarter rate of 3.24 Gbps input data. At 'Mode 1', the VCO generates a 1.35 GHz clock for 5.4 Gbps data. The DisplayPort leaves the designer as an option for the CDR design whether using a reference clock or not using a reference clock (reference-less CDR). In this paper, the CDR with reference clock is adopted for the faster lock.
III. Building Block Design recovered clocks from VCO (CLK0", CLK90", CLK180" and CLK270"). Also, the A, B, C, and D outputs are provided to the data recovery (DR) block to retime the data. Linear PD is affected by clock duty and unwanted gate delay mismatch due to parasitic elements. In practice, the proposed PD is implemented with clock and data buffer for delay matching. In this work, all gates in the PD are implemented with current mode logic for supporting high-speed operation.
In the quarter-rate PD operation, the up pulse width is proportional to the phase error, whereas the down pulse width is constant regardless of the phase error. In the locked state, the up pulse width is 2.5 times of 1-bit data period (2.5×T BIT ) and down pulse width is twice of data rate (2.0×T BIT ). Thus, the ratio of the up and down pulse widths is 5/4. The difference between up and down pulse widths can be compensated by the CP with a reverse current ratio.
The timing diagram of the quarter-rate linear PD is shown in Fig. 3 . Waveforms, A, B, C, and D are the first latch outputs and E, F, G, and H are the second latch outputs. Figure 4 shows the comparison of the simulated current mismatch effect in the CP between the reference PD [3] and the proposed PD. Figure 4 (a) represents the PD in [3] , and Fig. 4(b) represents the proposed PD assuming the same resistor-capacitor (RC) time constant at the PD output node. The CP's up/down current is proportional to up/down pulse width in the PD. As the input data rate goes higher, the current pulse will become shorter and the current mismatch ratio will be increased due to the RC effect. Compared to the current pulse in Fig. 4(a) , the current Fig. 4 (b) has lower current mismatch ratio (A/B). Therefore, the proposed PD leads to the lower jitter generation. Figure 5 shows the simulated PD gain for each data rate. The pulse widths of a generated up/down pulses (PD output) versus phase difference between the data edge and clock edge are plotted for each data rate. Table 1 shows the comparison of the proposed quarter-rate linear PD with other subrate linear PDs published before. When the PD in [3] is compared with the PD in [4] , the difference is an increased up pulse width. Compared to the PDs in [3] - [5] , the proposed PD has the longer pulse width. Comparing the proposed PD to [2] , the proposed PD's pulse widths are equivalent to 4×T BIT (up pulse) and 5×T BIT (down pulse), respectively, if it is modified to 1/8 rate PD as in [2] . As a result, the proposed PD has the widest pulse width. Hence, it can show the better jitter performance. Though the pulse width is increased, total current consumption can be controlled by adjusting the CP current.
VCO with Mode Control
Since the CDR should support two different data rates, the VCO should generate two different frequencies. At each frequency, the VCO generates four different phase clocks for the quarter-rate PD. The ring oscillator type VCO is proposed with a digital mode switch for selecting the operating frequency. The frequency 'Mode' value is provided from the link layer protocol. Figure 6 shows the schematic of the proposed dual-rate VCO delay cell. The load of the differential pair is made up of p-channel metal-oxide-semiconductor field-effect transistor (PMOS). According to (1) , the delay of the delay cell can be decided by the load effective resistance and capacitance:
The VCO changes its effective resistance by adding PMOS (M9-M10) elements which are controlled by the 'Mode' signal. At 'Mode 0', the M9 and M10 are in the cut-off (switch-off) region and the node is in open state. At 'Mode 1', the M9 and M10 are in the linear region (switch-on) and they act like an additional resistor. Assuming that the total effective resistance at 'Mode 0' is R eff1 and the effective resistance of M9 and M10 is R m9,10 , the total effective resistance at 'Mode 1' will be R eff1 || R m9,10 and it is smaller than R eff1 . Consequently, according to (2), the time delay at 'Mode 1' is shorter than at 'Mode 0'. Thus, two target frequencies (810 MHz and 1.35 GHz) are controlled by the 'Mode' signal. 
The proposed VCO also adds current source to decrease VCO gain, and it covers all tuning range of the VCO. Simulations show that the gains of VCO are 920.55 MHz/V at 3.24 Gbps and 832.48 MHz/V at 5.4 Gbps, as shown in Fig. 7(a) . Corner simulations show that the target frequency ranges are safely covered under the process, supply voltage, and temperature (PVT) variations. The simulated VCO phase noise shows -80 dBc/Hz and -88 dBc/Hz at 1 MHz offset from 810 MHz and 1.35 GHz clock frequency, respectively, as shown in Fig. 7(b) .
CP Circuit
The CP circuit is shown in Fig. 8 . A unity gain buffer is used to clamp the terminal voltages of current sources during the zero-current pumping period. In this way, glitches on the loop 
Data Recovery
Since the proposed CDR recovers the data with the quarter- Figure 11 shows the frequency lock detector block. The resolution of the frequency lock detector is determined by (3). Thus, the frequency detection resolution can be improved by increasing the number of the counter bit size. The timing diagram of the frequency lock detector is shown in Fig. 12 . If the reference clock is located between zero phase clock (CLK0) and 90 degree phase clock (CLK90) for a certain period, the frequency lock signal is on. After the frequency lock detector generates the lock signal, the lock signal makes the CDR shift the operation from the frequency acquisition process to the phase locking process. Since the 4-bit counter is used in this design, the lock signal is on if the generated clocks (CLK0, CLK90) stay at the same position during continuous 16 reference clock period. bit_counter 90 resolution 1.56%.
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IV. Measurement Results
The CDR circuit using the quarter-rate linear PD with enhancing the CP pulse width has been fabricated in a 0.18-µm complementary metal-oxide-semiconductor (CMOS) RF technology. The chip consumes 117 mW at 5.4-Gbps data rate. The chip microphotograph is shown in Fig. 13 . Loop bandwidth of the implemented CDR has 10 MHz, and its capacitances were implemented using metal-insulator-metal capacitor for accurate capacitance on the chip. Also, the loop filter values are R1 (1.6 KΩ), C1 (900 fF), and C2 (200 fF). The core area of the CDR circuit is 1 mm×1.3 mm. For facilitating the measurements, a test chip was mounted on a FR-4 printed circuit board using bonding wires. Figure 14 shows the measured eye-diagram of the recovered half-rate data output and recovered clock for 2 31 -1 pseudorandom bit sequence (PRBS) input data at 5.4 Gbps and 3.24 Gbps. The measured RMS jitter and peak-to-peak jitter of the recovered clock are 2.92 ps and 24.89 ps at 5.4 Gbps, and 4.55 ps and 27.4 ps at 3.24 Gbps, respectively. The bit error rate is measured to be less than 10 -12 at both data rates with PRBS 2 31 -1 data format. Figure 15 illustrates the jitter tolerance at 5.4 Gbps. It shows that the designed circuit meets the jitter tolerance specification.
The performance comparison of the proposed CDR is given in Table 2 . The proposed one and previous 5-Gbps CDRs with the same process were compared. The proposed circuit shows better jitter and power consumption performance. Since [3] and [4] adopted LC-VCO rather than ring oscillator type VCO and designed for a 10 Gbps data rate, the measurement data of [3] and [4] were not included in the comparison table.
V. Conclusion
A CDR circuit that supports dual data rates of 5.4 Gbps and 3.24 Gbps for DisplayPort v1.2 sink device is presented in this paper. The CDR is realized with a quarter-rate PD with enhancing the up and down pulses. The proposed CDR circuit is fabricated in a 0.18-µm CMOS technology, and it shows 2.92-ps RMS and 24.89-ps peak-to-peak jitter in the recovered quarter-rate clock from 2 31 -1 PRBS at 5.4-Gbps serial input.
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